

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	O. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/915,437	9/915,437 07/26/2001		Sang Hoo Dhong	AUS9-2001-0301US1	7370	
35236	7590	01/13/2006		EXAMINER		
THE CUL	BERTSO	N GROUP, P.C.	TAT, BINH C			
1114 LOS	Γ CREEK I	BLVD.		<u> </u>		
SUITE 420)		ART UNIT	PAPER NUMBER		
AUSTIN,	TX 78746	ó	2825			
				DATE MAILED: 01/13/2004	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

· ·			E
	Application No.	Applicant(s)	
_	09/915,437	DHONG ET AL.	
Office Action Summary	Examiner	Art Unit	
	Binh C. Tat	2825	
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet wi	ith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR R WHICHEVER IS LONGER, FROM THE MAILIN - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory provided to reply within the set or extended period for reply will, by the Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	IG DATE OF THIS COMMUNION FR 1.136(a). In no event, however, may a ron. Deriod will apply and will expire SIX (6) MON statute, cause the application to become AB	CATION. reply be timely filed ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on	12 October 2005.		
2a)☐ This action is FINAL . 2b)⊠	This action is non-final.		
3) Since this application is in condition for all closed in accordance with the practice un	•		
Disposition of Claims			
4) Claim(s) 1-18 is/are pending in the application 4a) Of the above claim(s) is/are with 5) Claim(s) is/are allowed. 6) Claim(s) 1-18 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and subject	hdrawn from consideration.		
Application Papers			
9) The specification is objected to by the Exa			
10)⊠ The drawing(s) filed on <u>26 July 2001</u> is/are		•	
Applicant may not request that any objection to	** '	· ·	
Replacement drawing sheet(s) including the α		` ' '	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International But * See the attached detailed Office action for a	ments have been received. ments have been received in A priority documents have been ureau (PCT Rule 17.2(a)).	pplication No received in this National Stage	
Attachment(s) 1) ☑ Notice of References Cited (PTO-892)	4) 🏹 Intensions C	Summary (PTO-413)	
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-9483) Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date 	<i>'</i>	Summary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152) 	

U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05) Application/Control Number: 09/915,437

Art Unit: 2825

DETAILED ACTION

1. This office action is in response to application 09/915437 filed on 07/26/01.

Claims 1-18 remain pending in the application.

Response to Arguments

Applicant's arguments with respect to claims 1-18 have been considered but are persuasive in view of the new ground's of rejection.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-18 are rejected under 35 U.S.C. 102(b) as being anticipated by Yee et al., "Dynamic Logic Synthesis," IEEE, 1997, pp 345-348.
- 4. As to claims 1, 8, 13, and 14 Yee et al. teach a method of designing a logic circuit to provide a predetermined logical operation, the method including the steps of: (a) defining a logic synthesis block comprising a dynamic logic circuit (see fig 7 pp 345); (b) performing logic synthesis for the predetermined logical operation to produce an intermediate circuit (see fig 3-5), the logic synthesis being performed utilizing a synthesis library constrained to the logic synthesis block (see fig 1-8 pp 345-347 fig 4-5 dynamic gate); (c) eliminating unused devices in the intermediate circuit to produce a final circuit (see fig 1 fig 7 fig 8 pp 347, paragraph V. (MCNC combination benchmark Circuit), 1st paragraph); and (d) sizing the devices in the final circuit

Application/Control Number: 09/915,437

Art Unit: 2825

(see fig 1 fig 7 fig 8 pp 347 paragraph IV. (Synthesis of CD Domino Circuits), second paragraph).

- 5. As to claim 2, 9, and 15 Yee et al. teach wherein the step of defining the logic synthesis block includes selecting the largest practical dynamic AND/OR circuit for the integrated circuit fabrication technology in which the circuit is to be implemented (see fig 8 pp 347).
- 6. As to claim 3, 10, and 16 Yee et al. teach wherein the logic synthesis block comprises a four high and four wide dynamic AND/OR circuit (see fig 8 pp 347).
- 7. As to claim 4, 11, and 17 Yee et al. teach wherein the step of performing logic synthesis includes leaving the size of the devices in the logic synthesis block substantially unconstrained (see fig 1 fig 7 fig 8 pp 347).
- 8. As to claim 5, Yee et al. teach wherein the step of eliminating unused devices from the intermediate circuit includes detecting devices having a state that remains constant as the intermediate circuit operates to provide the predetermined logical operation (see fig 2-6 and fig 8 pp 346-347).
- 9. As to claim 6, Yee et al. teach wherein the step of sizing the devices in the final circuit includes analyzing the final circuit to determine the characteristics of each device in the final circuit necessary in order to consistently provide the predetermined logical operation and meet drive requirements (see fig 1-8 pp 345-347).
- 10. As to claim 7, 12, and 18 Yee et al. teach wherein the logic synthesis block uses a single activation/reset clock signal (see fig 2-6 and fig 8 pp 345-347).

Art Unit: 2825

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Binh C. Tat whose telephone number is (703) 305-4855. The

examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mathew Smith can be reached on (703) 308-1323. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Binh Tat Art unit 2825

December 23, 2005

VUTHE SIEK PRIMARY EXAMINER Application/Control Number: 09/915,437

Art Unit: 2825

Page 5